
ICS843001AGI-22 REVISION B JUNE 25, 2009
2
2009 Integrated Device Technology, Inc.
ICS843001I-22 Data Sheet
FEMTOCLOCK CRYSTAL/LVCMOS-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number
Name
Type
Description
1VCCO_LVCMOS
Power
Output supply pin for REF_CLK output.
2, 3
N0, N1
Input
Pullup
Output divider select pins. Default ÷4. LVCMOS/LVTTL interface levels.
See Table 3C.
4
N2
Input
Pulldown
5VCCO_LVPECL
Power
Output supply pin for LVPECL output.
6, 7
Q, nQ
Output
Differential output pair. LVPECL interface levels.
8, 23
VEE
Power
Negative supply pins.
9VCCA
Power
Analog supply pin.
10
VCC
Power
Core supply pin.
11,
12
XTAL_OUT1,
XTAL_IN1
Input
Parallel resonant crystal interface.
XTAL_OUT1 is the output, XTAL_IN1 is the input.
13,
14
XTAL_OUT0,
XTAL_IN0
Input
Parallel resonant crystal interface.
XTAL_OUT0 is the output, XTAL_IN0 is the input.
15
CLK
Input
Pulldown
LVCMOS/LVTTL clock input.
16, 17
SEL0, SEL1
Input
Pulldown
Input MUX select pins. LVCMOS/LVTTL interface levels. See Table 3D.
18
MR
Input
Pulldown
Active HIGH Master Reset. When logic HIGH, the internal dividers are reset
causing the true output Q to go low and the inverted output nQ to go high.
When logic LOW, the internal dividers and the outputs are enabled.
LVCMOS/LVTTL interface levels.
19, 20
M0, M1
Input
Pulldown
Feedback divider select pins. Default value = ÷32. See Table 3B.
LVCMOS/LVTTL interface levels.
21
M2
Input
Pullup
22
OE
Input
3-State clock output enable, (High/Low/Float). See page 1, Control Input Function
Table.
24
REF_OUT
Output
Reference clock output. LVCMOS/LVTTL interface levels.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN Input Pulldown Resistor
51
k
ROUT
Output Impedance
REF_OUT
15